## جامعة الزيتونية الأردنية

# Al-Zaytoonah University of Jordan



کلیة Faculty of .....

" عراقة وجودة" "Tradition and Quality"

QFXX/0408-3.0E

Detailed Course Description - Course Plan Development and Updating Procedures/	
Department	

Faculty	Science & Information Technology	Department	Computer Science
Course number	112334	Course title	Computer Architecture
Number of credit	2	Pre-requisite/co-	Computer organization
hours	3	requisite	and design

## **Brief course description**

Computer architecture is concerned with computer design, organization, operating systems, networks, and many other materials. This course introduces the following topics: **Register transfer and microoperations**, **ALU circuit**, **Bus system**, **Simple computer architecture**, **Control unit**, **Instruction cycle**, **Addressing architectures**, **Parallel processing**, **CISC and RISC computers**, **Modes of transfer**.

	Course goals and learning outcomes		
Goal 1	Learning about the basic hardware components and simple computer architecture.		
	1.1 Construct registers and counters		
Learning	1.2 Use register transfer language to specify microoperations.		
outcomes	1.3 Understand different microoperations and design an ALU circuit.		
Goal 2	Understanding simple computer organization.		
	2.1 Define the computer instruction code.		
Learning	2.2 Explain the basic computer organization.		
outcomes	2.3 Construct the control unit and control signals.		
Goal 3	Recognizing addressing architectures.		
	3.1 Understand instruction formats and addressing modes.		
Learning	3.2 Design the bus system.		
outcomes	3.3		
Goal 4	Providing knowledge of parallel processing and pipelining.		
	4.1 Understand the Instruction cycle and parallel processing.		
Learning	4.2 Understand the execution of different instructions and modes of transfer.		
outcomes	4.3		
	1 William Stallings, "Computer Organization and architecture", 10th ed,		
Textbook	Prentice- hall, 2016.		
	2		
Supplementary	1 David Harris and Sarah Harris, "Digital design and computer architecture",		

مار الكلية	جامعة الـزيتـونـــة الأردنيـة Al-Zaytoonah University of Jordan كلية Faculty of				
	•	" عراقة وجودة"			
		"Tradition and Quality"			
Detailed Cours	Detailed Course Description - Course Plan Development and Updating Procedures/ 				
references	<ul> <li>2nd ed., Morgan Kaufmann, 2012.</li> <li>2 John L. and David A., 'Computer Architecture ", 5th ed Kaufmann, 2011.</li> <li>3 Linda Null and Julia Lobur, 'Essentials of Computer Organization (Computer Organization)</li> </ul>				
Architecture", 3rd ed, Jones & Bartlett Learning, 2010.					

Course timeline				
Week	Number of hours	Course topics	Pages (textbook)	Notes
01	1	Register transfer and microoperations.		
	1	Registers.	335-375	
	1	Counters.		
	1	Control word.		
02	1	Memory transfer .	447-454	
	1	ALU circuit.		
	1	Arithmetic circuit.		
03	1	Logic circuit.		
	1	Shift circuit.		
	1	Bus system.		
04	1	CPU, register organization.	458-464	
	1	Register stack.		
	1	Memory stack.	464 471	
05 1	1	A simple computer architecture.	464-471	
	1	Instruction code.		
	1	Stored program organization.		
06	1	Direct and indirect addresses.		
	1	First Exam .		
	1	Computer registers.	471 477	
07	1	Common bus system.	471-477	
	1	Computer instructions.		
	1	Control unit.		
08	1	Control signals .	477- 499	
	1	Instruction cycle.		
	1	Register reference instructions.		
09	1	Memory reference instructions.		
07	1	I/O Fundamentals.		
	1	I/O instructions.		
10	1	Complete computer description.	499-511	
	1	Addressing architectures .	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	-	Addressing modes and Instruction formats		
	1	Parallel processing.	543-549	
11	1	Pipelining.		
	1			
12	1	Instruction pipeline.	550-554	
	-		220 221	L

1

1

1

1 1

1

15

16

DMA.

Final Exam .

### جامعة الزيتونية الأردنية

### Al-Zaytoonah University of Jordan



کلية..... Faculty of .....

" عراقة وجودة" "Tradition and Quality"

Detailed Course Description - Course Plan Development and Updating Procedures/ QFXX/0408-3.0E ..... Department 1 CISC and RISC CPUs. Second Exam . 1 1 Modes of transfer . 597-627 13 Computer I / O. 1 1 I/O bus and interface unit. programmed I/O. 1 14 Interrupt I / O. 1

1			
Theoretical course evaluation methods	Participation = 10% First exam 20%	Practical (clinical) course evaluation	Semester students' work = $50\%$
and weight	Second exam 20% Final exam 50%	methods	(Reports, research, quizzes, etc.) Final exam = 50%

General problems and applications.

Review of previous chapters.

Approved by head of department	Date of approval	

Extra information (to be updated every semester by corresponding faculty member)

Name of teacher	Dr. Maher Nabulsi	Office Number	9332
Phone number (extension)	346	Email	nabulsi@ zug.edu.jo
Office hours			