

" حيث تصبح الرؤية واقعاً "  
"When Vision Becomes  
Reality"

" عراقة وجودة "  
**Tradition and Quality**

Detailed Course Description - Course Plan Development and Updating Procedures/ Department of Software Engineering	QF01/0408-3.0E
--	----------------

Faculty	Science & Information Technology	Department	Software Engineering
Course number	0114332	Course title	<b>Computer Organization &amp; Architecture</b>
Number of credit hours	3	Pre-requisite/co-requisite	0114231

### Brief course description

Computer architecture is concerned with computer design , organization , operating systems, networks, and many other materials. This course introduces the following topics: **Register transfer and microoperations, ALU circuit, Bus system, Simple computer architecture, Control unit, Instruction cycle, Addressing architectures, Parallel processing, CISC and RISC computers, Modes of transfer.**

Course goals and learning outcomes	
<b>Goal 1</b>	Learning about the basic hardware components and simple computer architecture.
Learning outcomes	1.1 Construct registers and counters 1.2 Use register transfer language to specify microoperations. 1.3 Understand different microoperations and design an ALU circuit.
<b>Goal 2</b>	Understanding simple computer organization.
Learning outcomes	2.1 Define the computer instruction code. 2.2 Explain the basic computer organization. 2.3 Construct the control unit and control signals.
<b>Goal 3</b>	Recognizing addressing architectures.
Learning outcomes	3.1 Understand instruction formats and addressing modes. 3.2 Design the bus system. 3.3
<b>Goal 4</b>	Providing knowledge of parallel processing and pipelining.
Learning outcomes	4.1 Understand the Instruction cycle and parallel processing. 4.2 Understand the execution of different instructions and modes of transfer. 4.3
<b>Textbook</b>	1.- William Stallings, "Computer Organization and architecture", 10th ed, Prentice- hall , 2016 . 2.-
<b>Supplementary</b>	1.- David Harris and Sarah Harris, "Digital design and computer architecture",

" حيث تصبح الرؤية واقعاً "  
"When Vision Becomes  
Reality"

" عراقة وجودة "  
**Tradition and Quality**

Detailed Course Description - Course Plan Development and Updating Procedures/ Department of Software Engineering	QF01/0408-3.0E
--	----------------

references	<p>2nd ed., Morgan Kaufmann, 2012.</p> <p>2.- John L. and David A., ‘<b>Computer Architecture</b>’, 5th ed, Morgan Kaufmann, 2011 .</p> <p>3.- Linda Null and Julia Lobur, ‘<b>Essentials of Computer Organization and Architecture</b>’, 3rd ed, Jones &amp; Bartlett Learning, 2010.</p>
------------	--

Course timeline				
Week	Number of hours	Course topics	Pages (textbook)	Notes
01	1	<b>Register transfer and microoperations.</b>	335-375	
	1	Registers.		
	1	Counters.		
02	1	Control word.	447- 454	
	1	Memory transfer .		
	1	<b>ALU circuit.</b>		
03	1	Arithmetic circuit.		
	1	Logic circuit.		
	1	Shift circuit.		
04	1	<b>Bus system.</b>	458-464	
	1	CPU, register organization.		
	1	Register stack.		
05	1	Memory stack.	464-471	
	1	<b>A simple computer architecture.</b>		
	1	Instruction code.		
06	1	Stored program organization.		
	1	Direct and indirect addresses.		
	1	First Exam .		
07	1	Computer registers.	471- 477	
	1	Common bus system.		
	1	Computer instructions.		
08	1	<b>Control unit.</b>	477- 499	
	1	Control signals .		
	1	<b>Instruction cycle.</b>		
09	1	Register reference instructions.		
	1	Memory reference instructions.		
	1	I/O Fundamentals.		
10	1	I/O instructions.	499-511	
	1	Complete computer description.		
	1	<b>Addressing architectures .</b>		
11	1	Addressing modes and Instruction formats..	543-549	
	1	<b>Parallel processing.</b>		
	1	Pipelining.		

" حيث تصبح الرؤية واقعاً "  
"When Vision Becomes  
Reality"

" عراقة وجودة "  
**Tradition and Quality**

<b>Detailed Course Description - Course Plan Development and Updating Procedures/ Department of Software Engineering</b>	<b>QF01/0408-3.0E</b>
--	-----------------------

12	1 1 1	Instruction pipeline. <b>CISC and RISC CPUs.</b> Second Exam .	550-554	
13	1 1 1	<b>Modes of transfer .</b> Computer I / O. I / O bus and interface unit.	597-627	
14	1 1 1	programmed I / O. Interrupt I / O. DMA.		
15	1 1 1	General problems and applications. Review of previous chapters.		
16	1 1 1	Final Exam .		

<b>Theoretical course evaluation methods and weight</b>	Participation = 10% First exam 20% Second exam 20% Final exam 50%	<b>Practical (clinical) course evaluation methods</b>	Semester students' work = 50% (Reports, research, quizzes, etc.) Final exam = 50%
---	--	---	---

<b>Approved by head of department</b>		<b>Date of approval</b>	
---	--	-------------------------	--

Extra information (to be updated every semester by corresponding faculty member)

<b>Name of teacher</b>	Dr. Maher Nabelsi	<b>Office Number</b>	<b>9332</b>
<b>Phone number (extension)</b>	346	<b>Email</b>	<a href="mailto:nabulsi@zug.edu.jo">nabulsi@zug.edu.jo</a>
<b>Office hours</b>			