

جامعة الزيتونة الأردنية Al-Zaytoonah University of Jordan

كلية العلوم وتكنولوجيا المعلومات

Faculty Of Science & IT



" حيث تصبح الرؤية واقعاً" When Vision Becomes" Reality"

" عراقة وجودة" Tradition and Quality

Detailed Course Description - Course Plan Development and Updating Procedures/ Department of Software Engineering QF01/0408-3.0E				
Faculty     Science & Information Technology     Department     Software Engineering				
Course number	0114332	Course title	Computer Organization & Architecture	
Number of credit	3	Pre-requisite/co- requisite	01142	231

## **Brief course description**

Computer architecture is concerned with computer design, organization, operating systems, networks, and many other materials. This course introduces the following topics: **Register transfer and microoperations, ALU circuit, Bus system, Simple computer architecture, Control unit, Instruction cycle, Addressing architectures, Parallel processing, CISC and RISC computers, Modes of transfer.** 

	Course goals and learning outcomes
Goal 1	Learning about the basic hardware components and simple computer architecture.
Learning outcomes	<ul> <li>1.1 Construct registers and counters</li> <li>1.2 Use register transfer language to specify microoperations.</li> <li>1.3 Understand different microoperations and design an ALU circuit.</li> </ul>
Goal 2	Understanding simple computer organization.
Learning outcomes	<ul><li>2.1 Define the computer instruction code.</li><li>2.2 Explain the basic computer organization.</li><li>2.3 Construct the control unit and control signals.</li></ul>
Goal 3	Recognizing addressing architectures.
Learning outcomes	<ul><li>3.1 Understand instruction formats and addressing modes.</li><li>3.2 Design the bus system.</li><li>3.3</li></ul>
Goal 4	Providing knowledge of parallel processing and pipelining.
Learning outcomes	<ul><li>4.1 Understand the Instruction cycle and parallel processing.</li><li>4.2 Understand the execution of different instructions and modes of transfer.</li><li>4.3</li></ul>
Textbook	<ul> <li>1 William Stallings, "Computer Organization and architecture", 10th ed, Prentice- hall, 2016.</li> <li>2</li> </ul>
Supplementary	1 David Harris and Sarah Harris, "Digital design and computer architecture",



جامعة الزيتونة الأردنية Al-Zaytoonah University of Jordan

كلية العلوم وتكنولوجيا المعلومات

Faculty Of Science & IT



" حيث تصبح الرؤية واقعاً" When Vision Becomes" Reality"

" عراقة وجودة" Tradition and Quality

Detailed Cour	se Description - Course Plan Development and Updating Procedures/ Department of Software Engineering	QF01/0408-3.0E
references	<ul> <li>2nd ed., Morgan Kaufmann, 2012.</li> <li>2 John L. and David A., 'Computer Architecture ", 5th ed, " Kaufmann, 2011.</li> <li>3 Linda Null and Julia Lobur, "Essentials of Computer Org Architecture", 3rd ed, Jones &amp; Bartlett Learning, 2010.</li> </ul>	C

Course timeline				
Week	Number of hours	Course topics	Pages (textbook)	Notes
	1	Register transfer and microoperations.		
01	1	Registers.	335-375	
	1	Counters.		
	1	Control word.		
02	1	Memory transfer .	447-454	
	1	ALU circuit.		
	1	Arithmetic circuit.		
03	1	Logic circuit.		
	1	Shift circuit.		
	1	Bus system.		
04	1	CPU, register organization.	458-464	
	1	Register stack.		
	1	Memory stack.	464 471	
05	1	A simple computer architecture.	464-471	
	1	Instruction code.		
	1	Stored program organization.		
06	1	Direct and indirect addresses.		
	1	First Exam .		
	1	Computer registers.	471 477	
07	1	Common bus system.	471-477	
	1	Computer instructions.		
	1	Control unit.		
08	1	Control signals.	477-499	
	1	Instruction cycle.		
	1	Register reference instructions.		
09	1	Memory reference instructions.		
	1	I/O Fundamentals.		
	1	I/O instructions.		
10	1	Complete computer description.	499-511	
	1	Addressing architectures .		
-	1	Addressing modes and Instruction formats		
11	1	Parallel processing.	543-549	
	1	Pipelining.		
	-		I	



جامعة الزيتونة الأردنية Al-Zaytoonah University of Jordan

كلية العلوم وتكنولوجيا المعلومات

## Faculty Of Science & IT



" حيث تصبح الرؤية واقعاً" When Vision Becomes" Reality"

" عراقة وجودة" Tradition and Quality

Detailed Course Description - Course Plan Development and Updating Procedures/ Department of Software Engineering	QF01/0408-3.0E

	1	Instruction pipeline.		
12	1	CISC and RISC CPUs.	550-554	
	1	Second Exam.		
	1	Modes of transfer .	597-627	
13	1	Computer I / O.	397-027	
	1	I / O bus and interface unit.		
	1	programmed I / O.		
14	1	Interrupt I / O.		
	1	DMA.		
	1	General problems and applications.		
15	1	Review of previous chapters.		
	1			
	1			
16	1	Final Exam .		
	1			

Theoretical course evaluation methods and weight	Participation = 10% First exam 20% Second exam 20% Final exam 50%	Practical (clinical) course evaluation methods	Semester students' work = 50% (Reports, research, quizzes, etc.)
	Tinai exam 5070		Final exam = $50\%$

Approved by head of	Date of approval	
department		

Extra information (to be updated every semester by corresponding faculty member)

Name of teacher	Dr. Maher Nabelsi	Office Number	9332
Phone number (extension)	346	Email	<u>nabulsi@zug.edu.jo</u>
Office hours			