

جامعة الزيتونة الأردنية Al-Zaytoonah University of Jordan كلية العلوم وتكنولوجيا المعلومات Faculty of Science and Information Technology



" عراقة وجودة" "Tradition and Quality"

Detailed Course De	QF01/0408-3.0E				
Faculty	Science and IT	Department	Softwa	are Engineering	
Course number	0114231	Course title	Digita	l Logic Design	
Number of credit hours	3	Pre-requisite/co- requisite		0114211	

Brief course description

This course emphasis on the following topics: the number systems and conversions., Digital systems, Unsigned and signed binary numbers, Binary codes, Boolean Algebra and logic gates, The map method, Combinational circuits, MSI circuits, Sequential circuits, Registers and counters.

	Course goals and learning outcomes
Goal 1	Recognizing basic hardware components and digital systems of computer.
Learning	1.1 Understand the number systems and conversions.
outcomes	
Goal 2	Knowing Binary codes and Learning about unsigned and signed binary numbers.
Learning	2.1 Represent unsigned and signed numbers in binary system.
outcomes	2.2 Construct different binary codes.
Goal 3	Learning about Boolean Algebra and logic gates and knowing the map method.
	3.1 Use Boolean algebra to describe digital circuits .
Learning	3.2 Use the map method for simplification Boolean functions.
outcomes	3.3 Understand NAND & NOR implementations.
	3.4 Use the don't care conditions in the map method .
Goal 4	Providing knowledge of combinational and sequential circuits.
Learning	4.1 Define the combinational and sequential circuits.
outcomes	4.2 Design the combinational circuits (adder, subtractor,)
outcomes	4.3 Design MSI circuits (decoder, encoder, MUX,)
	1. Morris.M.Mano, Michael Ciletti," digital design", 5th ed., Prentice-hall,
Textbook	2013 .
	1. David Harris and Sarah Harris, "Digital design and computer architecture ",
	2nd ed, Morgan Kaufmann, 2012.
	2. David L. Prowse, "Computer Structure and Logic ",Pearson Education,
Supplementary	2011.
references	3. John L. and David A., "Computer Organization and Design", 4th ed,
	Morgan Kaufmann, 2011.
	4. Charles, Larry Kinny, "Fundamentals of Logic Design ",6th ed.,
	Thomson, 2009.



جامعة الزيتونة الأردنية Al-Zaytoonah University of Jordan كلية العلوم وتكنولوجيا المعلومات Faculty of Science and Information Technology



" عراقة وجودة" "Tradition and Quality"

Detailed Course Description - Course Plan Development and Updating Procedures/ Software Engineering Department

QF01/0408-3.0E

WeekNumber of hoursCourse topicsPages (textbook)N011Digital systems.1-16011• Number systems.1-16021• Complements .1021• Unsigned numbers.1031• Codes for decimal digits • Parity code and error detection. • ASCII code .16-33041Boolean Algebra and logic gates. • Theorems and properties.33-64051• Canonical and Standard forms , non- standard . • Logic operations and gates.33-64061• Buffer, inverter , AND, OR . • NAND, NOR , E - OR , E -NOR . First Exam .• NAND, NOR , E - OR , E -NOR .	Notes
011Number systems.021Conversions between systems.021Complements .1Unsigned numbers.31Signed numbers .031Codes for decimal digits1Parity code and error detection.ASCII code .ASCII code .041Boolean Algebra and logic gates.051Boolean functions.1Solean functions.051Canonical and Standard forms , non-standard .061Buffer, inverter , AND, OR .061NAND, NOR , E - OR , E -NOR .	
1• Conversions between systems.021• Complements .1• Unsigned numbers.1• Signed numbers.031• Codes for decimal digits031• Codes for decimal digits• Parity code and error detection.• ASCII code .041Boolean Algebra and logic gates.051• Theorems and properties.051• Canonical and Standard forms , non-standard .061• Buffer, inverter , AND, OR .061• NAND, NOR , E - OR , E -NOR .	
021 1• Complements . • Unsigned numbers. • Signed numbers .031 1Binary codes. • Codes for decimal digits • Parity code and error detection. • ASCII code .16- 33041 1Boolean Algebra and logic gates. • Theorems and properties.33-64051 1600 • Canonical and Standard forms , non- standard . • Logic operations and gates.33-64061 • Mandard forms , non- standard . • NAND, NOR , E - OR , E -NOR .10- 33	
021• Unsigned numbers. • Signed numbers .031Binary codes. • Codes for decimal digits • Parity code and error detection. • ASCII code .16-33041 1Boolean Algebra and logic gates. • Theorems and properties.33-64051 1• Boolean functions. • Canonical and Standard forms , non- standard . • Logic operations and gates.33-64061 1• Buffer, inverter , AND, OR . • NAND, NOR , E - OR , E -NOR .• OR .	
1• Signed numbers .031Binary codes. • Codes for decimal digits • Parity code and error detection. • ASCII code .16- 33041Boolean Algebra and logic gates. • Theorems and properties.33-64051 1Boolean functions. • Canonical and Standard forms , non- standard . • Logic operations and gates.33-64061 1• Buffer, inverter , AND, OR . • NAND, NOR , E - OR , E -NOR .• NAND, NOR , E - OR , E -NOR .	
03 1 Binary codes. 16-33 03 1 Codes for decimal digits 16-33 04 1 Parity code and error detection. ASCII code . 04 1 Boolean Algebra and logic gates. . 05 1 Boolean functions. . 05 1 . Boolean functions. . 06 1 . . . 06 1 . . . 06 1 . . . 06 1 . . . 06 1 . . . 06 1 . . . 06 1 . . . 06 1 . . . 06 1 . . . 1 	
031• Codes for decimal digits • Parity code and error detection. • ASCII code .041Boolean Algebra and logic gates. • Theorems and properties.33-64051• Boolean functions. • Canonical and Standard forms , non- standard . • Logic operations and gates.•061• Buffer, inverter , AND, OR . • NAND, NOR , E - OR , E -NOR .•	
1• Parity code and error detection. • ASCII code .041 1Boolean Algebra and logic gates. • Theorems and properties.051 1• Boolean functions. • Canonical and Standard forms , non- standard . • Logic operations and gates.061 1• Buffer, inverter , AND, OR . • NAND, NOR , E - OR , E -NOR .	
1• Parity code and error detection. • ASCII code .041 1Boolean Algebra and logic gates. • Theorems and properties.051 1• Boolean functions. • Canonical and Standard forms , non- standard . • Logic operations and gates.061 1• Buffer, inverter , AND, OR . • NAND, NOR , E - OR , E -NOR .	
041 1Boolean Algebra and logic gates. • Theorems and properties.33-64051 1• Boolean functions. • Boolean functions.• Boolean functions.051 1• Boolean functions. • Canonical and Standard forms , non- standard . • Logic operations and gates.• • • • • • • • • • • • • • • • • • •	
041 1Boolean Algebra and logic gates. .051 1• Theorems and properties.33-64051 1• Boolean functions. • Canonical and Standard forms , non- standard . • Logic operations and gates.•061 1• Buffer, inverter , AND, OR . • NAND, NOR , E - OR , E -NOR .•	
041• Theorems and properties.33-64051• Boolean functions.•051• Canonical and Standard forms , non- standard .•061• Logic operations and gates.061• Buffer, inverter , AND, OR .061• NAND, NOR , E - OR , E -NOR .	
051 1· Boolean functions.· 33-64051 1· Boolean functions. · Canonical and Standard forms , non- standard . · Logic operations and gates.· · · · · · · · · · · · · · · · · · ·	
051 1• Canonical and Standard forms , non- standard . • Logic operations and gates.061 1• Buffer, inverter , AND, OR . • NAND, NOR , E - OR , E -NOR .	
1 • Canonical and Standard Tornis, non-standard Tornis, non-standard. • Logic operations and gates. 06 1 • Buffer, inverter , AND, OR . • NAND, NOR , E - OR , E -NOR .	
06 1 • Buffer, inverter , AND, OR . 1 • NAND, NOR , E - OR , E -NOR .	
06 1 1 • NAND, NOR, E – OR, E -NOR.	
1 • NAND, NOR , E – OR , E -NOR .	
First Exam .	
1The map method.64-110	
07 1 • Two_three and four-variable functions	
 Product of sums simplification. 	
1 • NAND & NOR implementations.	
08 1 • Don't care conditions .	
1Combinational circuits.111-126	
1 • Design procedure. Half adder, full adder.	
09 1 • Half sub-tractor, full sub-tractor.	
1 • Analysis procedure .	
1 • Code conversion.	
10 1 • Parity generator and parity checker.	
1 MSI circuits. 126-166	
1 • Parallel adder- subtractor circuit.	
11 1 Image: A submit of	



جامعة الزيتونة الأردنية Al-Zaytoonah University of Jordan كلية العلوم وتكنولوجيا المعلومات Faculty of Science and Information Technology



" عراقة وجودة" "Tradition and Quality"

Detailed Course Description - Course Plan Development and Updating Procedures/ Software Engineering Department QF01/0408-3.0E

	1	• MUX, De-MUX.	
	1	Second Exam	
12	1	Sequential circuits.	167-175
	1	• Analysis of clocked sequential circuits .	
	1	• Flip-flops : SR , D	
13	1	• JK, and T	
	1	• Excitation tables.	
	1	Registers and counters.	175 - 217
14	1	• Design of registers.	
	1	• Design of counters.	
	1	• General problems and applications.	
15	1	• Review of previous chapters.	
	1		
1		Final Exam .	
16	1		
	1		

Theoretical course evaluation methods and weight	Participation = 10% First exam 20% Second exam 20% Final exam 50%	Practical (clinical) course evaluation methods	Semester students' work = 50% (Reports, research, quizzes, etc.)
			Final exam $= 50\%$

Approved by head of department	Dat	e of approval	

Extra information (to be updated every semester by corresponding faculty member)

Name of teacher	Dr. Dara Aqel	Office Number		
Phone number (extension)		Email	d.aqel	@zug.edu.jo
Office hours				