

جامعة الزيتونة الأردنية Al-Zaytoonah University of Jordan كلية العلوم وتكنولوجيا المعلومات Faculty of Science and Information Technology



" عراقة وجودة" "Tradition and Quality"

QF01/0408-3.0E

Detailed Course Description - Course Plan Development and Updating Procedures/ Computer Science Department

Faculty	Science and IT	Department	Computer Science
Course number	0112231	Course title	Logic Design
Number of credit hours	3	Pre-requisite/co- requisite	0112114 Discrete Structure

Brief course description

	Course goals and learning outcomes				
Goal 1	Recognizing basic hardware components and digital systems of computer.				
Learning	1.1 Understand the number systems and conversions.				
outcomes					
Goal 2	Knowing Binary codes and Learning about unsigned and signed binary numbers.				
Learning	2.1 Represent unsigned and signed numbers in binary system.				
outcomes	2.2 Construct different binary codes.				
Goal 3	Learning about Boolean Algebra and logic gates and knowing the map method.				
	3.1 Use Boolean algebra to describe digital circuits .				
Learning	3.2 Use the map method for simplification Boolean functions.				
outcomes	3.3 Understand NAND & NOR implementations.				
	3.4 Use the don't care conditions in the map method .				
Goal 4	Providing knowledge of combinational and sequential circuits.				
Looming	4.1 Define the combinational and sequential circuits.				
Learning	4.2 Design the combinational circuits (adder, subtractor,)				
oucomes	4.3 Design MSI circuits (decoder, encoder, MUX,)				
	1. Morris.M.Mano, Michael Ciletti," digital design", 5th ed., Prentice-hall,				
Textbook	2013 .				
	1. David Harris and Sarah Harris, "Digital design and computer architecture ",				
	2nd ed, Morgan Kaufmann, 2012.				
	2. David L. Prowse, "Computer Structure and Logic ", Pearson Education,				
Supplementary	2011.				
references	3. John L. and David A., "Computer Organization and Design", 4th ed,				
	Morgan Kaufmann, 2011.				
	4. Charles, Larry Kinny, "Fundamentals of Logic Design",6 th ed.,				
	Thomson, 2009.				



جامعة الزيتونة الأردنية Al-Zaytoonah University of Jordan كلية العلوم وتكنولوجيا المعلومات Faculty of Science and Information Technology



" عراقة وجودة" "Tradition and Quality"

Detailed Course Description - Course Plan Development and Updating Procedures/ Computer Science Department

QF01/0408-3.0E

Course timeline						
Week	Number of hours	Course topics	Pages (textbook)	Notes		
	1	Digital systems.	1-16			
01 1 1	1	Number systems.				
	1	Conversions between systems.				
	1	Complements .				
02	1	Unsigned numbers.				
	1	Signed numbers .				
03	1	Binary codes.	16-33			
03	1	Codes for decimal digits.				
	-	Parity code and error detection.				
	1	ASCII code.				
04	1	Boolean Algebra and logic gates	22 64			
	1	Theorems and properties	33-64			
	1	Boolean functions.				
05	1	Consider the desident former and standard				
	1	Canonical and Standard forms, non-standard.				
		Logic operations and gates.				
	1	Buffer, inverter , AND, OR .				
06	1					
	1	NAND, NOR , E – OR , E -NOR .				
		First Exam .				
	1	The map method.	64-110			
07	1	Two, three and four-variable functions.	0.110			
	1	Product of sums simplification.				
	1	NAND & NOR implementations.				
08	1	Don't care conditions .				
	1	Combinational circuits.	111-126			
00		Design procedure. Half adder, tull adder.				
09		Half sub-tractor, tull sub-tractor.				
	1	Code conversion.				
10	1	Parity generator and parity checker.				
	1	MSI circuits.	126-166			
	1	Parallel adder- subtractor circuit.				
11	1	Decoder, encoder.				
	1	MUX, De-MUX.				



جامعة الزيتونة الأردنية Al-Zaytoonah University of Jordan كلية العلوم وتكنولوجيا المعلومات Faculty of Science and Information Technology



" عراقة وجودة" "Tradition and Quality"

Detailed Course Description - Course Plan Development and Updating Procedures/ Computer Science Department	QF01/0408-3.0E
1 Second Even	

	1	Second Exam		
12	1	Sequential circuits.	167-175	
	1	Analysis of clocked sequential circuits .		
	1	Flip-flops : SR, D		
13	1	JK, and T		
	1	Excitation tables.		
	1	Registers and counters.	175 - 217	
14	1	Design of registers.		
	1	Design of counters.		
	1	General problems and applications.		
15	1	Review of previous chapters.		
	1			
	1	Final Exam .		
16	1			
	1			

Theoretical course	Participation = 10%	Practical (clinical)	Semester students'
evaluation methods	First exam 20%	course evaluation	work $= 50\%$
and weight	Second exam 20%	methods	(Reports, research,
_	Final exam 50%		quizzes, etc.)
			Final exam = 50%

Approved by head of department	Date of approval	

Extra information (to be updated every semester by corresponding faculty member)

Name of teacher	Office Number	
Phone number (extension)	Email	@zug.edu.jo
Office hours		